Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

469 topics in this forum

  1. Requirement of objections in UVM

    • 2 replies
    • 1,157 views
    • 3 replies
    • 1,032 views
    • 0 replies
    • 721 views
    • 1 reply
    • 605 views
    • 0 replies
    • 494 views
    • 1 reply
    • 1,435 views
    • 3 replies
    • 10,169 views
    • 0 replies
    • 1,037 views
    • 2 replies
    • 471 views
    • 8 replies
    • 9,429 views
    • 4 replies
    • 697 views
    • 0 replies
    • 992 views
    • 2 replies
    • 620 views
  2. randomize a string ?

    • 3 replies
    • 2,730 views
    • 2 replies
    • 1,015 views
    • 0 replies
    • 761 views
  3. assertion to check for an array of channels

    • 4 replies
    • 1,136 views
  4. walk thru an enumeration

    • 1 reply
    • 5,143 views
    • 1 reply
    • 536 views
    • 3 replies
    • 839 views
    • 1 reply
    • 1,003 views
    • 1 reply
    • 2,001 views
    • 1 reply
    • 584 views
    • 5 replies
    • 3,954 views
    • 1 reply
    • 1,665 views
×