Jump to content

UVM SystemVerilog Discussions

Use this forum when your question is about SystemVerilog language issues in the context of UVM. These can be about how to use a language feature is user code with the UVM or about language usage inside the UVM BCL.

476 topics in this forum

    • 3 replies
    • 827 views
    • 1 reply
    • 536 views
    • 1 reply
    • 794 views
    • 0 replies
    • 454 views
  1. real port mappping

    • 1 reply
    • 636 views
  2. read register from RAL

    • 1 reply
    • 1,316 views
    • 2 replies
    • 976 views
    • 2 replies
    • 4,244 views
  3. Requirement of objections in UVM

    • 2 replies
    • 1,297 views
    • 3 replies
    • 1,304 views
    • 0 replies
    • 919 views
    • 1 reply
    • 721 views
    • 0 replies
    • 581 views
    • 1 reply
    • 1,772 views
    • 3 replies
    • 13,586 views
    • 0 replies
    • 1,256 views
    • 2 replies
    • 558 views
    • 8 replies
    • 9,890 views
    • 4 replies
    • 795 views
    • 0 replies
    • 1,185 views
    • 2 replies
    • 731 views
  4. randomize a string ?

    • 3 replies
    • 3,037 views
    • 2 replies
    • 1,311 views
    • 0 replies
    • 952 views
  5. assertion to check for an array of channels

    • 4 replies
    • 1,444 views
×