Jump to content

UVM Simulator Specific Issues

Use this forum to discuss tool-specific usage and flow issues.

180 topics in this forum

  1. UVM1.2 with modelsim 2021.4

    By chirowuvm,
    • 1 reply
    • 1.1k views

  2. UVM in Python

    By Ameen Raza Khan,   
    • 0 replies
    • 468 views

  3. Error: Null Object access

    By Meghana K,
    • 1 reply
    • 1.3k views

  4. Error: Cross-module reference resolution error

    By Abdul Razak H S,
    • 0 replies
    • 2.8k views

  5. Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "me.new.this" from module "\package uvm_1_2.uvm_pkg\

    By nasirkhanpak25,
    • 0 replies
    • 718 views

  6. VCS 2019.06 strong and weak support

    By ljepson74,
    • 4 replies
    • 3.6k views

  7. VCS run option to use random seed?

    By ljepson74,
    • 2 replies
    • 7.7k views

  8. uvm hdl force and simulator optimization

    By wwen,
    • 0 replies
    • 1.3k views

  9. savl

    By SVv,
    • 2 replies
    • 1.6k views

  10. How can I record the transaction of UVM by irun?

    By u24c02,
    • 0 replies
    • 2.9k views

  11. How can I dump waveform using irun uder UVM environment?

    By u24c02,
    • 0 replies
    • 1.3k views

  12. uvm-1.2 example compile error

    By u24c02,
    • 1 reply
    • 5k views

  13. UVM-ML connecting SystemC ports

    By Khushi,
    • 0 replies
    • 1.1k views

  14. Changes in generic paylod are not reflected in UVM side

    By Khushi,
    • 0 replies
    • 790 views

  15. VCS UVM_TESTNAME compile once simulate multiple in same directory

    By mooredan,
    • 0 replies
    • 3.6k views

  16. How do I make multiple burst on systemverilog?

    By u24c02,
    • 0 replies
    • 2k views

  17. how does a variable to be decided it's value without it's initialize in systemverilog?

    By u24c02,
    • 0 replies
    • 1k views

  18. Unrecognized system task or function: $cdn_ahb_access

    By u24c02,
    • 2 replies
    • 2.2k views

  19. ERROR IN NCSIM Simulation -E,CUVMUR

    By Venkatesh,
    • 1 reply
    • 14.7k views

  20. VCS implementation of register bitbash sequence

    By chethandn,   
    • 0 replies
    • 2.9k views

  21. unexpected behavior of incisiv with disable in for loop

    By shubham_dce,   
    • 2 replies
    • 1.3k views

  22. vpi_user.h : file or directory not found

    By lucaspeixotot,   
    • 1 reply
    • 4.9k views

  23. UVM-Connect 2.3.0 Example Not Compiling for me

    By mingchu,   
    • 0 replies
    • 1.8k views

  24. How to check VCS version number?

    By ljepson74,   
    • 3 replies
    • 22.9k views

  25. VCS running multiple top modules - simulate just one?

    By cliffc,   
    • 1 reply
    • 9.6k views
×
×
  • Create New...